机读格式显示(MARC)

• 000 01804cam 2200601 450

• 001 0000223154

• 005 20150413152300.0

• 010 __ |a 978-7-302-36688-1 |d CNY69.00

• 099 __ |a CAL 012014087758

• 100 __ |a 20140709d2014 em y0chiy50 ea

• 101 0_ |a chi

• 102 __ |a CN |b 110000

• 105 __ |a ak z 000yy

• 106 __ |a r

• 200 1_ |a Xilinx FPGA设计权威指南 |A xilinx fpga she ji quan wei zhi nan |e Vivado集成设计环境 |d = The definitive guide of xilinx FPGA development |e based on vivado integrated development environment |f 何宾编著 |z eng

• 210 __ |a 北京 |c 清华大学出版社 |d 2014

• 215 __ |a 357页 |c 图 |d 26cm

• 225 2_ |a EDA工程技术丛书 |A eda gong cheng ji shu cong shu

• 300 __ |a Xilinx大学计划推荐用书

• 410 _0 |1 2001 |a EDA工程技术丛书

• 510 1_ |a Definitive guide of xilinx FPGA development |e based on vivado integrated development environment |z eng

• 517 1_ |a Vivado集成设计环境 |A vivado ji cheng she ji huan jing

• 606 0_ |a 可编程序逻辑器件 |A ke bian cheng xu luo ji qi jian |x 系统设计

• 690 __ |a TP332.1 |v 5

• 701 _0 |a 何宾 |A he bin |4 编著

• 801 _0 |a CN |b TSU |c 20140709

• 801 _2 |a CN |b PUL |c 20150209

• 905 __ |a XATU |d TP332.1/62

• 920 __ |a 211010 |z 2

• 920 __ |a 211030 |z 1

• 920 __ |a 211060 |z 2

• 920 __ |a 231020 |z 1

• 920 __ |a 242030 |z 1

• 920 __ |a 261020 |z 1

• 920 __ |a 231030 |z 1

• 920 __ |a 221020 |z 1

• 920 __ |a 242020 |z 1

• 920 __ |a 261030 |z 1

• 920 __ |a 211050 |z 1

• 920 __ |a 231220 |z 1

• 920 __ |a 211180 |z 1

• 920 __ |a 232020 |z 1

• 920 __ |a 244290 |z 1

• 920 __ |a 211130 |z 1

• 920 __ |a 211260 |z 1

• 920 __ |a 222010 |z 1

• 920 __ |a 242010 |z 1

• 920 __ |a 232010 |z 1

• 920 __ |a 215010 |z 1

• 920 __ |a 212020 |z 1

• 920 __ |a 251010 |z 1

• 920 __ |a 235010 |z 1

• 998 __ |a TSU